esign methodology is the governing process to generate a microchip product from concept to silicon. Since it is an engineering process, its actual implementation may vary from one design team to another and could be strongly related to the availability of computer-aided design (CAD) tools. A good CAD tool set will enable the consistency of the design. It will also be a deciding factor for the accomplishment schedule of the chip-development project. The integrated-circuit (IC) design methodology governs the system modeling, design engineering activity, reference board design, chip testing, and production. To master the complex activities efficiently, strong leadership with good teamwork is needed. Project planning plays the key role to connect one team member to another and serves as the blueprint for the design team. In this article, a mixed-signal system-on-a-chip (SoC) design methodology and the supporting CAD tools are presented. A known tools set is identified for illustration purposes and some alternative tools can equally accomplish the task.
DESIGN METHODOLOGY
In this article, design methodology is treated as a working set of design methods and use of associated design tools. The content of the design methodology is shown in Figure 1 .
An IC development project can be partitioned into three stages: 1) planning stage, 2) R&D prototype stage, and 3) product development stage. The planning stage includes the following activities: system specification development, project feasibility, system architectural development, and logistics planning. For an engineering team, the most important part is the system specification and the demonstration board or testing environment setup. The R&D team needs to develop an end-to-end floating point system model to validate the major algorithm for hardware development, and this model will also serve as the reference for the IC development effort.
Let's use development of communication ICs as an example. The floating point system model should include the channel fading effect and other noise factors, model for major system components, and suitable system performance metrics. The floating point system model can serve as the master source for the system design specs selection, the feasibility study to identify technical support, and then the system evaluation board development. It can be used to generate a bit-accurate and cycle-accurate model, which is also called an IC development C model. In fact, there might be several versions of the IC development C model due to the possible hardware requirement variants. Each variant represents a possible implementation approach. The IC development C model helps find the best implementation tradeoff. It can be used to determine the number of bits for digital data path, the number of bits for A/D conversion, cycle times for clock recovery, and many other design parameters.
Given the IC development C model, the IC behavioral model can be created. The IC behavioral model needs to perform exactly the same way as the circuits to be developed. In fact, the IC behavioral model can be developed in parallel with the circuit implementation (or RTL coding) so that the project schedule can be accelerated. After the IC behavioral model is completed, it can be used to integrate with the whole-chip connectivity functional model (i.e., whole-chip test bench) or the mixed signal ,mixed-level test bench. The former is written in Verilog language while the latter is written in Verilog-A or a combination of Verilog and SPICE-compatible circuit syntax.
The whole-chip test bench and mixed-signal, mixed-level test bench are handled at the R&D prototype stage. At this stage, the IC schematic design is also developed. After the test bench and IC schematic are completed, the project can enter the product development stage. The purpose of the R&D prototype stage is to find the correct way of implementing the system description and to prove that it meets all of the performance metrics. The test bench works as the signal source, the result collector, and the performance evaluation vehicle. They are sometimes called the "wrapper." During the IC design verification phase, a document called Verification Report can be generated. The verification methodology will be used for future project development and IC testing plan development as well.
There are a few design issues for testability and for production yield enhancement that need to be addressed: 1) design for testing feature, 2) signal integ-rity, 3) system clock driving capability, 4) system boot-up procedure, 5) interoperatibility, 6) I/O and interface, and 7) yield maximization. Interoperatibility is especially difficult to handle because it can be verified only when the fabricated chip is delivered from the foundry and gets tested with another vendor's chip. All these issues are handled in the production phase. At this phase, a successful prototype design needs to exist. From that prototype design, many features need to be added and maintained. It may go through a couple of tap-outs before a solid product can be obtained. A well-documented design at the prototype phase may help the product development tremendously. The production testing issues are related to this design methodology but will not be elaborated in this article.
In this article, detailed explanation for each of the design models will be included, and the strong relation among various development stages will be discussed. The detailed design flow for the R&D prototype stage and the product development stage is shown in Figure 2 .
The front-end design flow starts from the IC Development C Model. It includes the IC development C model, the IC behavioral model, the custom high-speed logic design flow, the digital RTL design flow, the mixed-signal custom design flow, and the design verification tasks related to each of the design stage. The detailed content for each of the steps and the tools associated with that stage will be discussed in next few sections.
The back-end design flow starts from the closure of the RTL coding for the digital section or the schematic design for the analog section. It means that the design is ready for back-end optimization and product prototype. The detailed design flow is shown in Figure 3 . The back-end design flow includes the design layout generation (i.e., synthesis and layout design), clock tree generation, timing verification, driving capability analysis, scan-test and other test feature insertion, design optimization, and chip-level integration.
FLOATING POINT SYSTEM MODEL
Before starting a project, the feasibility study of the project is very important. To well understand the feasibility of a project, a good functional model for the system that fully describes the characteristics of the system is essential. The purpose of a functional model can be summarized as follows:
✦ 1) verify the function of the signal processing algorithm ✦ 2) provide a platform for estimation of computing speed requirement (e.g., number of MIPS) ✦ 3) completely characterize the end-to-end model of a design that serves as a blueprint for hardware/software implementation ✦ 4) provide a design copy that represents a design without quantization effect. A typical block diagram for a floating point system model, which is also called a system-functional model, is shown in Figure 4 . the system. The spectral analysis is to determine the frequency-domain component of each of the transmitted data. The transmission band needs to meet the requirement of the transmission mask, which is assigned by the Protocol Standard Committee. Some of the protocols may also specify the time-domain response template to be met. The time-domain template will require the D-to-A converter design to have very accurate slew-rate value.
Several different kinds of distortion and noise effects need to be considered. A fading model that represents the signal attenuation effect can be used in many applications. Some of the protocols that address the near-far problem may use a multipath fading model. In addition, intersymbol interference (ISI) is another key issue to be handled. ISI is the focus of the receiver design and requires a good equalizer to remove it. Echo effect is due to the reflection component of the noise. Echo may arise from two possible sources. First, the signal may return due to the impedance mismatch in the transmission line. Second, if the transceiver is full duplex, the return signal at the transmitter side will also contribute to the echo effect. Near-end cross talk (NEXT) is generated through cross coupling when multiple wires are used for transmission. For digital subscriber line (DSL) applications, this configuration is quite common. Far-end cross talk (FEXT) is created by the cross coupling as well. In fact, it is similar to the near-end cross talk except that the signal source is different.
At the receiver side, gain needs to be recovered, and offset and noise need to be removed. A few methods can help predict the system performance. First, a histogram can be used to predict the input signal distribution. This will help the design of the input buffer and the digital converter. With the histogram, the range of the input level can be predicted. uration level can be decided and the peak envelope method can be used. For the whole DSP section, the most important issue is the eye opening of the slicing level and the transfer curve of the input signal to noise ratio versus the output signal to noise ratio. The transfer curve will show the power of the DSP functions. The residual noise level will have to be removed by some digital algorithm such as the Viterbi algorithm. After that, an end-to-end symbol comparison is used to determine the bit error rate or symbol error rate, which gives accurate representation of system performance.
A suitable floating point model can be used to prove the feasibility of a system and also serve as a reference model for design specification development, key research projects (for the major blocks), resource allocation, and schedule planning. The floating point model is the starting point of the project planning effort. In fact, some of the feasibility study may have been done by the Protocol Standard Committee especially for those protocols that have very clear definition on each of the components, such as 802.3 series. In such cases, the floating point model could be very minimal or totally skipped. The project leader needs to have good vision in deciding whether this initial effort can be skipped or not.
BIT-ACCURATE AND CYCLE-ACCURATE C MODEL AND IC DESIGN SPECS
The bit-true model (bit-accurate and cycle-accurate model) can provide a hardware design reference model. Additionally, this bit-true model can also be the test vector generation source for the register transfer level (RTL) circuit design. Since there might be several design trade-offs for the project, multiple variants for the bit-true model shall be studied. A bit-true model needs to start from being very close to a floating point model because the floating point model defines the functional limit of the bit-true model. In reality, the bit-true model can never outperform the floating point model. The mission of creating a bit-true model is to find out the performance of a hardware design before actually building it. Therefore, the bit-true model should have hardware features associated with it.
The bit-true model is used to conduct "end-to-end" simulation. In addition, it can be used as the reference model for the IC design specification so that the hardware implementation can be started. The bit-true C model can be used as the test vector generator for the RTL-level (or behavioral-level) design verification. The usage of this bit-true model is shown in Figure 5 .
Notice that the bit-true model is useful for reference design on hardware design trade-offs. It is also useful for hardware design verification especially for the logic design portion. Thus, the bit-true model is the main algorithmic representation of a system. The following criteria can be used to determine whether a C model is a bit-true model or not: 1) On implementation relation: Is the model strongly related to the hardware/software/firmware implementation?
2) On cycle-accurate: Does the model contain an execution sequence so that the hardware implementation will be exactly the same for each clock cycle?
3 
IC BEHAVIORAL MODEL
After the bit-true model is developed, there exist many different ways to proceed in a project. Some examples are shown in Figures 2 and 3 . A brief summary is shown in Figure 6 . The purpose of developing the behavioral model is to fully describe the hardware requirement and I/O pins for each of the design blocks. The end results are the behavioral model for the circuit blocks, digital logic module, and a complete testvector generator as shown in Figure 6(a) . After completing the behavioral model, circuit design and RTL coding can be started. The analog and mixed-signal section will require Verilog-AMS language. The digital section may use Verilog or VHDL. To fully facilitate a mixed-signal project, a mixed-level analog/digital co-design, co-simulation environment is needed. An example design environment is shown in Figure 7 .
A unified design environment that combines the analog circuit, analog behavioral model, digital circuit, and digital behavioral model for mixed-signal, mixed-level simulation will be the key enabler for the top-down design approach. In the tools package, a result viewer, result statistics module, design synthesis tool interface (for both digital and analog sections), design library management feature, and back-end tool support will be needed. The unified design environment will make the For analog design, it may be straightforward because most of the mixed-signal tools are detailed to the transistorlevel simulation and analysis. For digital design, the integration for language debugger, state machine tracing system, the waveform viewer, and the digital module editor still needs additional efforts. An important suggestion to the tool vendors is that there should be a mode to allow pure digital section development so that the development kit can be used as a stand-alone digital tool if no analog design is involved. Currently, the digital-only front-end tool, such as Debussy from Debussy Inc., is very successful. To make a mixed-signal simulation environment, a fast full-chip transistor-level simulator such as the HSIM simulator from Nassda Corp. can be included so that one design environment serves three purposes:
✦ 1) pure digital design and verification ✦ 2) mixed-signal, mixed-level simulation ✦ 3) fast full-chip simulation. In summary, future tools that can efficiently support mixed-signal SoC top-down design should include the following components: integrated design environment for Verilog (or any HDL), transistor schematic, Verilog-AMS (or any mixed-signal HDL), simulation engines for pure digital simulation, fast full-chip simulation with nanometer technology support, SPICE-like simulation, mixed-signal, mixedlevel co-simulation paradigm, combined analog/digital waveform viewer with good data processing package, full digital debug/tracing module, outlet for digital/analog synthesis, and convenient LVS interface.
With a complete mixed-signal SoC design environment, many architectural design problems can be resolved at the behavioral level. When the circuit design is performed, minimum effort will be needed especially if some existing cell blocks are available. Since most of the existing tools still cannot completely support the full-chip mixed-signal, mixed-level design and design verification smoothly, a work-around solution will be described to use an existing tool set to create the desirable mixed-signal SoC design.
The work-around solution, as shown in Figure 8 (b), has been widely adopted for quite a while. Engineers are assigned to the digital group and the analog group. When the IC design specification is ready, the analog group follows the bottom-up design approach to gradually build the whole analog section, while the digital 
IC behavioral-level design and its relationship with design verification.
With a complete mixed-signal SoC design environment, many architectural design problems can be resolved at the behavioral level.
team follows the top-down design approach. Since no integration tool is involved, there will be no mixed-signal behavioral model. The test bench for the whole chip can be developed in parallel with the project development. However, the analog group might use some simple model that may not represent the complete behavior of the circuit for the whole chip. If a current full-chip simulator is used, the analog section can be fully simulated while the digital portion may not be simulated efficiently.
Another approach is to have the test bench developed after the logic portion when detailed circuit design is ready. This is truly based on the bottom-up approach. With this approach it is extremely difficult to build any reliable SoC because of the large size of the design challenge.
The work-around solution for mixedsignal design is shown in Figure 2 . It can be viewed as an integrated mixed-signal SoC design methodology because it integrates a tool set that was not intended for top-down implementation.
Before the full-chip mixed-signal, mixed-level simulator is widely used, the mixed-signal design will still be very cumbersome. First, the analog section might be simulated by SPICE or equivalent tools as shown in Figure 8(b) . For the digital section, a chip-level functional view may be totally in a behavioral model or an RTL model or a combination of both. The analog front-end and the channel model should also be included. Accurate modeling of these items is difficult. It is hard to fully describe an analog block in a digital functional view. However, this model should be detailed enough to support the full-scale simulation of the digital section. The simulation should at least verify the chip-level connectivity and correctness of the digital section.
The methods to validate the analog and digital designs are shown in Figure 8 To check the specific function of a circuit block, the mixed-signal, mixed-level simulator can be used. It will produce more accurate results. If the whole analog block needs to be verified, a full-chip simulator can generate a test vector from the digital section to serve such purpose.
In the next few sections, the front-end design flow and back-end design flow will be described in detail for the four design methodologies: analog/mixed-signal design, custom cell-based IC design, standard cell-based IC design, and processorbased IC design. The board-level testing system will also be addressed.
FRONT-END DESIGN FLOW
For front-end design, there are basically three main approaches: a pure custom design approach, a semi-custom design approach, and a standard cell-based design approach, as shown in Figure 2 . For standard cell-based design, after a clear block definition is done, RTL coding and test bench design can be started. It will then be followed by the full-chip design verification. A logic synthesizer will transform the RTL description into the gate-level description. The gate-level description is strongly related to a standard cell library of the chosen technology.
There exist several reasons why engineers may want to have a custom-designed cell library. First, a proprietary high-speed cell library can actually improve the chip performance. Second, small cell implementation such as an SRAM cell or a DRAM cell is very critical. Third, special cells are available for special function blocks such as switch cells for a barrel shifter. With the special design requirement, a custom-designed cell library becomes the success differentiator for many IC design companies.
In order to bypass the synthesis overhead, the custom cell-based design will start with a circuit schematic design and SPICE simulation to make sure that the gate delay and power consumption are within budget. Then, a gate-level netlist is generated for some post-processing tasks. For example, the scantest buffer insertion, the buffer insertion for driving capability, and clock skew adjustment are performed at the gate level. After that, the whole design path is the same as in the synthesized design approach. The gate-level netlist should have the same functionality as the RTL code. Thus, it will produce the same simulation result when it is included in the full-chip simulation deck.
Four cell views for an analog cell should be generated. In the IC behavioral modeling phase, a behavioral view, a schematic view, a symbolic view, and a functional view are generated. The purpose of the functional view is to check the connectivity of a system that includes the analog cells. The behavioral view will help the functional design verification. In fact, the behavioral view just needs to be in the transient model for time-domain analysis.
No dc or ac model is required because it is useful only for verification of larger circuit blocks. For all the views, the schematic view at the SPICE level represents the true performance of the circuit, and the behavioral view gives the functional representation of the cell.
BACK-END DESIGN FLOW
Back-end design covers the complete transistor-level description to the final layout generation. This design phase is also called the physical design phase. Due to the nanometer effects, the physical design phase has been expanded to include the physical design, simulation, and verification. Placement and routing concerns, layout optimization, and signal integrity effects from interconnection are main issues for SoC design.
For a DRAM or SRAM cell, the frontend design is very simple while the back-end design is really challenging. The cell is optimized at the back-end design until a reliable result is achieved.
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Placement and routing concerns, layout optimization, and signal integrity effects from interconnection are main issues for SoC design.
Then the functional view and behavioral view are constructed for system integration purposes. For circuit blocks that are designed separately or acquired as an intellectual property (IP) block, they need to be masked out at layout versus schematic (LVS) checks because these blocks might not have provisions on the schematic view for LVS comparison. If the IP blocks without schematic view are masked out, the back-end design for mixed-signal design has primarily two design flows, as shown in Figure 3 : the digital design flow and the analog design flow.
The analog design flow will require the layout design editor, design rule checker, electrical rule checker, and the LVS comparator. After LVS check, the layout is verified to be identical to the circuit except that the physical design may have some parasitic effects. For the critical path or layout-sensitive portion, post-layout verification will be needed. In the current Nanometer Era, layout extraction may include parasitic resistors, capacitors, and inductors. The post-layout simulation is primarily on a critical path for timing requirement and power consumption. It is desirable to have full-chip verification.
The back-end design on the digital section can be considered as an added-on procedure to the analog layout design.
Generally, it can be divided into the following steps: ✦ 1) RTL-level insertion for design testability such as scan-test buffer insertion ✦ 2) gate-level clock/buffer driving capability analysis and buffer insertion ✦ 3) floorplanning ✦ 4) global routing ✦ 5) detailed routing ✦ 6) post-layout verification. If the result of post-layout verification on the digital section meets the requirement, then it is treated as an IP block to be integrated with the analog section. The digital section can be either masked out or explicitly included for the full-chip back-end verification. The final phase of back-end design is to add the I/O pad, shield ring, Nikon mark, and the project ID into the layout. A fabrication foundry might provide some of these services.
PROCESSOR-BASED DEVELOPMENT METHODOLOGY
A mixed-signal project with embedded processor or DSP processor may need a different design methodology. However, it can be treated as a design with chip development and an added-on software layer. In this section, a unified hardware/software co-design and processor integration will be described. The relationship between the processor and the rest of the chip is shown in Figure 9 .
A baseband physical layer (PHY) design that includes an embedded processor is an alternative approach to implementing PHY hardware. Such a design may also have media access control (MAC) and switch router function on the same processor if the computing power is enough. Otherwise, a large portion of the functions may have to be moved to the application-specific IC (ASIC) portion to reduce the load on the processor. Thus, an early task is to have a clear understanding of the communication protocol. The required computing power for the protocol in terms of number of MIPS (million instructions per second) is to be determined from the floating point model or the bit-true model. Based on such information, the baseband chip is divided into two major portions: the embedded processor section and the baseband section.
In fact, the baseband section handles the physical media attachment (PMA) sublayer and the physical media-dependent (PMD) sublayer. The baseband section mainly supports the signal processing functions for encoding, modulation, demodulation, and decoding. It may also include additional circuitry for bandgap reference, clock generation, and power-on reset. Basically, it is very common for wireless and wired communication chips in the baseband design except that the data rate and frequency band to send data may be quite different. Thus, the design methodology described in the front-end and back-end design will still be valid for a system with an embedded processor.
To include an embedded processor, the design methodology will be similar to that with an on-board processor except for a few differences. First, the interface of the write buffer (W-buffer) and read buffer (R-buffer) needs to go through very careful queuing model analysis. Second, whether to use the embedded processor for the control unit only or to include it as part of the signal path is a very important design choice. Another key issue is the decision to include embedded DRAM or not. If the processor speed requirement is not very high, then the whole PHY and MAC function can be included in the processor. On the other hand, if the speed requirement is very high, then the embedded processor can be as simple as a complex state machine.
After the functionality of the processor is determined, the content of the processor can also be decided. It includes the software architecture, the hardware architecture, the data flow analysis, and the power-up procedure. The software architecture is shown in Figure 10 .
A hardware design methodology with an embedded processor is similar to other hardware design practice except that there exist extensive architectural design efforts. The design needs to start from the instruction-set architecture through micro-architectural design to register transfer level design. Such design steps are very common and are not elaborated here. The software design flow for the embedded processor is shown in Figure 11 .
After detailed analysis of required computing power and the functional breakdown between software, hardware, ASIC, and custom design sections, the next action is to choose a suitable processor that meets the performance requirement for the application. Then, a software and system development kit consisting of the compiler and software/hardware co-simulator is to be used. The test vector for the ASIC and mixed-signal section can be generated. It will be similar to using a C bit-true model to generate the test vector.
EXPERIMENTAL BOARD AND SYSTEM TESTING
After finishing the behavioral modeling and software/hardware requirement analysis and the choice of processor, the next step is to handle the system specification and the prototype test plan. The following items are to be included in the test plan: ✦ 1) test setup ✦ 2) test equipment ✦ 3) testing feature ✦ 4) testing evaluation package ✦ 5) test reference board design. Test feature should be considered as part of the design. After careful design on the test reference board, the test setup, and drafting the test plan, several features are to be added to the design. For the digital section, it is important to include the test strategy in the very beginning. Several testing strategies are available, such as the built-in self test (BIST), JTAG, etc. The chip architect needs to pick the suitable test strategy so that engineering cost and testing charge is within the project budget. The analog section will need some custom testing feature, such as the probing pad, multiplexed digital output test ports, A/D test waveform input features, and the power-down testing modes. After the architecture of the analog section is decided, the testing features can be included into the design. Then, the board-level features for testing of the analog circuits can also be added. After that, the test plan, the reference board design, and test evaluation package can be decided.
When the fabricated chip is delivered from the foundry, test equipment and a test setup plan should also be included so that prototype testing environment can be ready. After successful testing of the fabricated chip, the design may have to be revised and the process could repeat for many times. When a stable and satisfactory design is available, a product testing plan can then be implemented. This can be called the design flow for the functional testing as in contrast to the product testing. The process of this flow is shown in Figure 12 .
